Sitronix

ST7565

65 x 132 Dot Matrix LCD Controller/Driver

FEATURES

- Direct display of RAM data through the display data RAM.
- RAM capacity : 65 x 132 = 8580 bits
- Application Display driver circuits
  1/65 duty : 65 common x 132 segment
  1/49 duty : 49 common x 132 segment
  1/33 duty : 33 common x 132 segment
  1/55 duty : 55 common x 132 segment
  1/53 duty : 53 common x 132 segment
- High-speed 8-bit MPU interface (The chip can be connected directly to the both the 80x86 series MPUs and the 68000 series MPUs)
  /Serial interfaces are supported.
- Abundant command functions
  Display data Read/Write, display ON/OFF, Normal/ Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V_5 voltage regulation internal resistor ratio set.
- Static drive circuit equipped internally for indicators. (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.
  Booster circuit (with Boost ratios of Double/Triple/ Quad, where the step-up voltage reference power supply can be input externally).
  High-accuracy voltage adjustment circuit (Thermal gradient –0.15%/°C or external input) V_5 voltage regulator resistors equipped internally, V_1 to V_4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- CR oscillator circuit equipped internally (external clock can also be input)
- Extremely low power consumption Operating power when the built-in power supply is used (an example) 70uA (V_{DD} – V_{SS} = V_{DD} – V_{SS2} =3.0 V, Quad voltage, V_5 – V_{DD} = – 11.0 V).
  Conditions: When displays pattern OFF and the normal mode is selected.
- Power supply Operable on the low 2.0 voltage
  Logic power supply V_{DD} – V_{SS} = 2.0V to 5.5 V
  Boost reference voltage: V_{DD} – V_{SS2} = 2.0V to 5.5V
  Booster maximum voltage limited V_{OUT}= -13V
  Liquid crystal drive power supply:
  V_{DD} – V_5 = 4.0V to 13.0 V
- Wide range of operating temperatures: –40 to 85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- Not support master/slave mode
- These chips not designed for resistance to light or resistance to radiation.

GENERAL DESCRIPTION

The ST7565 is a single-chip dot matrix LCD drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a LCD drive signal independent of the microprocessor. Because the chips in the ST7565 contain 65x132 bits of display data RAM and there is a 1-to-1 correspondence between the LCD panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom.
The ST7565chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a 65x132 dot display (capable of displaying 8 columnsx4 rows of a 16x16 dot kanji font).
Moreover, the capacity of the display can be extended through the use of master/slave structures between chips.
The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a low-power LCD driver power supply, resistors for LCD driver power voltage adjustment and a display clock CR oscillator circuit, the ST7565 can be used to create the lowest power display system with the fewest components for high-performance portable devices.

PART NO.	V_{RS} temperature gradient	V_{RS} range
ST7565-0A	-0.15%/°C	-2.1V ±0.06V
ST7565-0B	External input	---

PIN DIMENSIONS



Chip Size	9760 μm X 2440 μm	
Bump Pitch	65 μm (Min.)	
Bump Size	PAD No. 1~24	85 μm X 85 μm
	PAD No. 25~82	64 μm X 85 μm
	PAD No. 83~99	85 μm X 85 μm
	PAD No. 100	85 μm X 73 μm
	PAD No. 101~133	85 μm X 47 μm
	PAD No. 134	85 μm X 73 μm
	PAD No. 135	73 μm X 85 μm
	PAD No. 136~273	47 μm X 85 μm
	PAD No. 274	73 μm X 85 μm
	PAD No. 275	85 μm X 73 μm
	PAD No. 276~308	85 μm X 47 μm
	PAD No. 309	85 μm X 73 μm
Bump Height	18 μm (Typ.)	
Chip Thickness	457 μm	

THE DIFFERENCE WITH SED1565 :

- Master/slave mode cancel.
- VOUT maximum -13V
- ST7565-0A Temperature gradient = -0.15%/°C
- Logic power supply V_{DD} – V_{SS} = 2.0V to 5.5 V
- Booster 4 times cancel , 3 times , 2 times worked
- In display reverse mode , used display off command : display pixels all on
- In display reverse mode , used display all point on command : display pixels all off

Pad Center Coordinates

Units: μm

PAD No.	PIN Name	X	Y
001	(NC)	4536	1117
002	FRS	4431	1117
003	FR	4326	1117
004	CL	4221	1117
005	/DOF	4116	1117
006	(NC)	4011	1117
007	VSS	3906	1117
008	/CS1	3801	1117
009	CS2	3696	1117
010	VDD	3591	1117
011	/RES	3486	1117
012	A0	3381	1117
013	VSS	3276	1117
014	WR(R/W)	3171	1117
015	RD(E)	3066	1117
016	VDD	2961	1117
017	D0	2856	1117
018	D1	2751	1117
019	D2	2646	1117
020	D3	2541	1117
021	D4	2436	1117
022	D5	2331	1117
023	D6(SCL)	2226	1117
024	D7(SI)	2121	1117
025	(NC)	2026.5	1117
026	VDD	1942.5	1117
027	VDD	1858.5	1117
028	VDD	1774.5	1117
029	VDD	1690.5	1117
030	VSS	1606.5	1117
031	VSS	1522.5	1117
032	VSS	1438.5	1117
033	VSS2	1354.5	1117
034	VSS2	1270.5	1117
035	VSS2	1186.5	1117
036	VSS2	1102.5	1117
037	(NC)	1018.5	1117
038	VOUT	934.5	1117
039	VOUT	850.5	1117
040	CAP3-	766.5	1117
041	CAP3-	682.5	1117
042	(NC)	598.5	1117
043	CAP1+	514.5	1117
044	CAP1+	430.5	1117
045	CAP1-	346.5	1117
046	CAP1-	262.5	1117
047	CAP2-	178.5	1117

PAD No.	PIN Name	X	Y
048	CAP2-	94.5	1117
049	CAP2+	10.5	1117
050	CAP2+	-73.5	1117
051	VSS	-157.5	1117
052	VSS	-241.5	1117
053	VRS	-325.5	1117
054	VRS	-409.5	1117
055	VDD	-493.5	1117
056	VDD	-577.5	1117
057	V1	-661.5	1117
058	V1	-745.5	1117
059	V2	-829.5	1117
060	V2	-913.5	1117
061	(NC)	-997.5	1117
062	V3	-1081.5	1117
063	V3	-1165.5	1117
064	V4	-1249.5	1117
065	V4	-1333.5	1117
066	V5	-1417.5	1117
067	V5	-1501.5	1117
068	(NC)	-1585.5	1117
069	VR	-1669.5	1117
070	VR	-1753.5	1117
071	VDD	-1837.5	1117
072	VDD	-1921.5	1117
073	TEST1	-2005.5	1117
074	TEST2	-2089.5	1117
075	TEST3	-2173.5	1117
076	TEST4	-2257.5	1117
077	TEST5	-2341.5	1117
078	TEST6	-2425.5	1117
079	TEST7	-2509.5	1117
080	TEST8	-2593.5	1117
081	TEST9	-2677.5	1117
082	TEST10	-2761.5	1117
083	VDD	-2856	1117
084	M/S	-2961	1117
085	CLS	-3066	1117
086	VSS	-3171	1117
087	C86	-3276	1117
088	P/S	-3381	1117
089	VDD	-3486	1117
090	/HPM	-3591	1117
091	VSS	-3696	1117
092	IRS	-3801	1117
093	VDD	-3906	1117
094	SEL1	-4011	1117

PAD No.	PIN Name	X	Y
095	VSS	-4116	1117
096	SEL2	-4221	1117
097	VDD	-4326	1117
098	SEL3	-4431	1117
099	VSS	-4536	1117
100	(NC)	-4777.5	1119
101	COM[31]	-4777.5	1040
102	COM[30]	-4777.5	975
103	COM[29]	-4777.5	910
104	COM[28]	-4777.5	845
105	COM[27]	-4777.5	780
106	COM[26]	-4777.5	715
107	COM[25]	-4777.5	650
108	COM[24]	-4777.5	585
109	COM[23]	-4777.5	520
110	COM[22]	-4777.5	455
111	COM[21]	-4777.5	390
112	COM[20]	-4777.5	325
113	COM[19]	-4777.5	260
114	COM[18]	-4777.5	195
115	COM[17]	-4777.5	130
116	COM[16]	-4777.5	65
117	COM[15]	-4777.5	0
118	COM[14]	-4777.5	-65
119	COM[13]	-4777.5	-130
120	COM[12]	-4777.5	-195
121	COM[11]	-4777.5	-260
122	COM[10]	-4777.5	-325
123	COM[9]	-4777.5	-390
124	COM[8]	-4777.5	-455
125	COM[7]	-4777.5	-520
126	COM[6]	-4777.5	-585
127	COM[5]	-4777.5	-650
128	COM[4]	-4777.5	-715
129	COM[3]	-4777.5	-780
130	COM[2]	-4777.5	-845
131	COM[1]	-4777.5	-910
132	COM[0]	-4777.5	-975
133	COMS	-4777.5	-1040
134	(NC)	-4777.5	-1119
135	(NC)	-4531.5	-1117
136	(NC)	-4452.5	-1117
137	(NC)	-4387.5	-1117
138	(NC)	-4322.5	-1117
139	SEG[0]	-4257.5	-1117
140	SEG[1]	-4192.5	-1117
141	SEG[2]	-4127.5	-1117
142	SEG[3]	-4062.5	-1117
143	SEG[4]	-3997.5	-1117
144	SEG[5]	-3932.5	-1117
145	SEG[6]	-3867.5	-1117
146	SEG[7]	-3802.5	-1117

PAD No.	PIN Name	X	Y
147	SEG[8]	-3737.5	-1117
148	SEG[9]	-3672.5	-1117
149	SEG[10]	-3607.5	-1117
150	SEG[11]	-3542.5	-1117
151	SEG[12]	-3477.5	-1117
152	SEG[13]	-3412.5	-1117
153	SEG[14]	-3347.5	-1117
154	SEG[15]	-3282.5	-1117
155	SEG[16]	-3217.5	-1117
156	SEG[17]	-3152.5	-1117
157	SEG[18]	-3087.5	-1117
158	SEG[19]	-3022.5	-1117
159	SEG[20]	-2957.5	-1117
160	SEG[21]	-2892.5	-1117
161	SEG[22]	-2827.5	-1117
162	SEG[23]	-2762.5	-1117
163	SEG[24]	-2697.5	-1117
164	SEG[25]	-2632.5	-1117
165	SEG[26]	-2567.5	-1117
166	SEG[27]	-2502.5	-1117
167	SEG[28]	-2437.5	-1117
168	SEG[29]	-2372.5	-1117
169	SEG[30]	-2307.5	-1117
170	SEG[31]	-2242.5	-1117
171	SEG[32]	-2177.5	-1117
172	SEG[33]	-2112.5	-1117
173	SEG[34]	-2047.5	-1117
174	SEG[35]	-1982.5	-1117
175	SEG[36]	-1917.5	-1117
176	SEG[37]	-1852.5	-1117
177	SEG[38]	-1787.5	-1117
178	SEG[39]	-1722.5	-1117
179	SEG[40]	-1657.5	-1117
180	SEG[41]	-1592.5	-1117
181	SEG[42]	-1527.5	-1117
182	SEG[43]	-1462.5	-1117
183	SEG[44]	-1397.5	-1117
184	SEG[45]	-1332.5	-1117
185	SEG[46]	-1267.5	-1117
186	SEG[47]	-1202.5	-1117
187	SEG[48]	-1137.5	-1117
188	SEG[49]	-1072.5	-1117
189	SEG[50]	-1007.5	-1117
190	SEG[51]	-942.5	-1117
191	SEG[52]	-877.5	-1117
192	SEG[53]	-812.5	-1117
193	SEG[54]	-747.5	-1117
194	SEG[55]	-682.5	-1117
195	SEG[56]	-617.5	-1117
196	SEG[57]	-552.5	-1117
197	SEG[58]	-487.5	-1117
198	SEG[59]	-422.5	-1117

PAD No.	PIN Name	X	Y
199	SEG[60]	-357.5	-1117
200	SEG[61]	-292.5	-1117
201	SEG[62]	-227.5	-1117
202	SEG[63]	-162.5	-1117
203	SEG[64]	-97.5	-1117
204	SEG[65]	-32.5	-1117
205	SEG[66]	32.5	-1117
206	SEG[67]	97.5	-1117
207	SEG[68]	162.5	-1117
208	SEG[69]	227.5	-1117
209	SEG[70]	292.5	-1117
210	SEG[71]	357.5	-1117
211	SEG[72]	422.5	-1117
212	SEG[73]	487.5	-1117
213	SEG[74]	552.5	-1117
214	SEG[75]	617.5	-1117
215	SEG[76]	682.5	-1117
216	SEG[77]	747.5	-1117
217	SEG[78]	812.5	-1117
218	SEG[79]	877.5	-1117
219	SEG[80]	942.5	-1117
220	SEG[81]	1007.5	-1117
221	SEG[82]	1072.5	-1117
222	SEG[83]	1137.5	-1117
223	SEG[84]	1202.5	-1117
224	SEG[85]	1267.5	-1117
225	SEG[86]	1332.5	-1117
226	SEG[87]	1397.5	-1117
227	SEG[88]	1462.5	-1117
228	SEG[89]	1527.5	-1117
229	SEG[90]	1592.5	-1117
230	SEG[91]	1657.5	-1117
231	SEG[92]	1722.5	-1117
232	SEG[93]	1787.5	-1117
233	SEG[94]	1852.5	-1117
234	SEG[95]	1917.5	-1117
235	SEG[96]	1982.5	-1117
236	SEG[97]	2047.5	-1117
237	SEG[98]	2112.5	-1117
238	SEG[99]	2177.5	-1117
239	SEG[100]	2242.5	-1117
240	SEG[101]	2307.5	-1117
241	SEG[102]	2372.5	-1117
242	SEG[103]	2437.5	-1117
243	SEG[104]	2502.5	-1117
244	SEG[105]	2567.5	-1117
245	SEG[106]	2632.5	-1117
246	SEG[107]	2697.5	-1117
247	SEG[108]	2762.5	-1117
248	SEG[109]	2827.5	-1117
249	SEG[110]	2892.5	-1117
250	SEG[111]	2957.5	-1117

PAD No.	PIN Name	X	Y
251	SEG[112]	3022.5	-1117
252	SEG[113]	3087.5	-1117
253	SEG[114]	3152.5	-1117
254	SEG[115]	3217.5	-1117
255	SEG[116]	3282.5	-1117
256	SEG[117]	3347.5	-1117
257	SEG[118]	3412.5	-1117
258	SEG[119]	3477.5	-1117
259	SEG[120]	3542.5	-1117
260	SEG[121]	3607.5	-1117
261	SEG[122]	3672.5	-1117
262	SEG[123]	3737.5	-1117
263	SEG[124]	3802.5	-1117
264	SEG[125]	3867.5	-1117
265	SEG[126]	3932.5	-1117
266	SEG[127]	3997.5	-1117
267	SEG[128]	4062.5	-1117
268	SEG[129]	4127.5	-1117
269	SEG[130]	4192.5	-1117
270	SEG[131]	4257.5	-1117
271	(NC)	4322.5	-1117
272	(NC)	4387.5	-1117
273	(NC)	4452.5	-1117
274	(NC)	4531.5	-1117
275	(NC)	4777.5	-1119
276	COM[32]	4777.5	-1040
277	COM[33]	4777.5	-975
278	COM[34]	4777.5	-910
279	COM[35]	4777.5	-845
280	COM[36]	4777.5	-780
281	COM[37]	4777.5	-715
282	COM[38]	4777.5	-650
283	COM[39]	4777.5	-585
284	COM[40]	4777.5	-520
285	COM[41]	4777.5	-455
286	COM[42]	4777.5	-390
287	COM[43]	4777.5	-325
288	COM[44]	4777.5	-260
289	COM[45]	4777.5	-195
290	COM[46]	4777.5	-130
291	COM[47]	4777.5	-65
292	COM[48]	4777.5	0
293	COM[49]	4777.5	65
294	COM[50]	4777.5	130
295	COM[51]	4777.5	195
296	COM[52]	4777.5	260
297	COM[53]	4777.5	325
298	COM[54]	4777.5	390
299	COM[55]	4777.5	455
300	COM[56]	4777.5	520
301	COM[57]	4777.5	585
302	COM[58]	4777.5	650

PAD No.	PIN Name	X.5	Y
303	COM[59]	4777.5	715
304	COM[60]	4777.5	780
305	COM[61]	4777.5	845
306	COM[62]	4777.5	910
307	COM[63]	4777.5	975
308	COMS	4777.5	1040
309	(NC)	4777.5	1119

BLOCK DIAGRAM



PIN DESCRIPTIONS

Power Supply Pins

<table>
<tr><th>Pin Name</th><th>I/O</th><th>Function</th><th>No. of Pins</th></tr>
<tr><td>VDD</td><td>Power Supply</td><td>Shared with the MPU power supply terminal Vcc.</td><td>13</td></tr>
<tr><td>VSS</td><td>Power Supply</td><td>This is a 0V terminal connected to the system GND.</td><td>9</td></tr>
<tr><td>VSS2</td><td>Power Supply</td><td>This is the reference power supply for the step-up voltage circuit for the liquid crystal drive.</td><td>4</td></tr>
<tr><td>VRS</td><td>Power Supply</td><td>This is the externally-input VREG power supply for the LCD power supply voltage regulator.
These are only enabled for the models with the VREG external input option.</td><td>2</td></tr>
<tr><td>V1, V2, V3, V4, V5</td><td>Power Supply</td><td>Power This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below.

VDD (= V0) ≧V1 ≧V2 ≧V3 ≧V4 ≧V5

When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltagesettings are selected using the LCD bias set command.
<table>
<tr><th></th><th>1/65 DUTY</th><th>1/49 DUTY</th><th>1/33 DUTY</th><th>1/55 DUTY</th><th>1/53 DUTY</th></tr>
<tr><td>V1</td><td>1/9*V5,1/7*V5</td><td>1/8*V5,1/6*V5</td><td>1/6*V5,1/5*V5</td><td>1/8*V5,1/6*V5</td><td>1/8*V5,1/6*V5</td></tr>
<tr><td>V2</td><td>2/9*V5,2/7*V5</td><td>2/8*V5,2/6*V5</td><td>2/6*V5,2/5*V5</td><td>2/8*V5,2/6*V5</td><td>2/8*V5,2/6*V5</td></tr>
<tr><td>V3</td><td>7/9*V5,5/7*V5</td><td>6/8*V5,4/6*V5</td><td>4/6*V5,3/5*V5</td><td>6/8*V5,4/6*V5</td><td>6/8*V5,4/6*V5</td></tr>
<tr><td>V4</td><td>8/9*V5,6/7*V5</td><td>7/8*V5,5/6*V5</td><td>5/6*V5,4/5*V5</td><td>7/8*V5,5/6*V5</td><td>7/8*V5,5/6*V5</td></tr>
</table>
</td><td>10</td></tr>
</table>

LCD Power Supply Pins

Pin Name	I/O	Function	No. of Pins
CAP1+	O	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.	2
CAP1–	O	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
CAP2+	O	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.	2
CAP2–	O	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.	2
CAP3–	O	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.	2
VOUT	O	DC/DC voltage converter. Connect a capacitor between this terminal and VSS.	2
VR	I	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = “L” : the V5 voltage regulator internal resistors are not used . IRS = “H” : the V5 voltage regulator internal resistors are used .	2

System Bus Connection Pins

<table>
<tr><th>Pin Name</th><th>I/O</th><th>Function</th><th>No. of Pins</th></tr>
<tr><td>D5 to D0
D6 (SCL)
D7 (SI)</td><td>I/O</td><td>This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.
When the serial interface is selected (P/S = “L”) :
D7 : serial data input (SI) ; D6 : the serial clock input (SCL).
D0 to D5 are set to high impedance.
When the chip select is not active, D0 to D7 are set to high impedance.</td><td>8</td></tr>
<tr><td>A0</td><td>I</td><td>This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command.
A0 = “H”: Indicates that D0 to D7 are display data.
A0 = “L”: Indicates that D0 to D7 are control data.</td><td>1</td></tr>
<tr><td>$\overline{RES}$</td><td>I</td><td>When $\overline{RES}$ is set to “L,” the settings are initialized.

The reset operation is performed by the $\overline{RES}$ signal level.</td><td>1</td></tr>
<tr><td>$\overline{CS1}$
CS2</td><td>I</td><td>This is the chip select signal. When $\overline{CS1}$ = “L” and CS2 = “H,” then the chip select becomes active, and data/command I/O is enabled.</td><td>2</td></tr>
<tr><td>$\overline{RD}$
(E)</td><td>I</td><td>• When connected to an 8080 MPU, this is active LOW.
(E) This pin is connected to the $\overline{RD}$ signal of the 8080 MPU, and the ST7565 series data bus is in an output status when this signal is “L”.
• When connected to a 6800 Series MPU, this is active HIGH.
This is the 6800 Series MPU enable clock input terminal.</td><td>1</td></tr>
<tr><td>$\overline{WR}$
(R/W)</td><td>I</td><td>• When connected to an 8080 MPU, this is active LOW.
(R/$\overline{W}$) This terminal connects to the 8080 MPU $\overline{WR}$ signal. The signals on the data bus are latched at the rising edge of the $\overline{WR}$ signal.
• When connected to a 6800 Series MPU:
This is the read/write control signal input terminal.
When R/$\overline{W}$ = “H”: Read.
When R/W = “L”: Write.</td><td>1</td></tr>
<tr><td>C86</td><td>I</td><td>This is the MPU interface switch terminal.
C86 = “H”: 6800 Series MPU interface.
C86 = “L”: 8080 MPU interface.</td><td>1</td></tr>
<tr><td>P/S</td><td>I</td><td>This is the parallel data input/serial data input switch terminal.
P/S = “H”: Parallel data input.
P/S = “L”: Serial data input.
The following applies depending on the P/S status:

<table>
<tr><th>P/S</th><th>Data/Command</th><th>Data</th><th>Read/Write</th><th>Serial Clock</th></tr>
<tr><td>“H”</td><td>A0</td><td>D0 to D7</td><td>$\overline{RD}$, $\overline{WR}$</td><td>X</td></tr>
<tr><td>“L”</td><td>A0</td><td>SI (D7)</td><td>Write only</td><td>SCL (D6)</td></tr>
</table>

When P/S = “L”, D0 to D5 may be “H”, “L” or Open.
RD (E) and WR (R/W) are fixed to either “H” or “L”.
With serial data input, It is impossible read data from RAM .</td><td>1</td></tr>
</table>

<table>
<tr><th>Pin Name</th><th>I/O</th><th>Function</th><th>No. of Pins</th></tr>
<tr><td>CLS</td><td>I</td><td>Terminal to select whether or enable or disable the display clock internal oscillator circuit.
CLS = “H” : used Internal oscillator circuit .
CLS = “L” : used external clock input .(internal oscillator is disable)
When CLS = “L”, input the display clock through the CL terminal.</td><td>1</td></tr>
<tr><td>M/S</td><td>I</td><td>This pin set to VDD</td><td>1</td></tr>
<tr><td>CL</td><td>I/O</td><td>This is the display clock input terminal
The following is true depending on the M/S and CLS status.
<table>
<tr><th>M/S</th><th>CLS</th><th>CL</th></tr>
<tr><td>“H”</td><td>“H”
“L”</td><td>Output
Input</td></tr>
<tr><td>“L”</td><td>“H”
“L”</td><td>Input
Input</td></tr>
</table></td><td>1</td></tr>
<tr><td>FR</td><td>O</td><td>This is the liquid crystal alternating current signal terminal.</td><td>1</td></tr>
<tr><td>$\overline{DOF}$</td><td>O</td><td>This is the LCD blanking control terminal.</td><td>1</td></tr>
<tr><td>FRS</td><td>O</td><td>This is the output terminal for the static drive.
This terminal is only enabled when the static indicator display is ON and is used in conjunction with the FR terminal.</td><td>1</td></tr>
<tr><td>IRS</td><td>I</td><td>This terminal selects the resistors for the V5 voltage level adjustment.
IRS = “H”: Use the internal resistors
IRS = “L”: Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal</td><td>1</td></tr>
<tr><td>$\overline{HPM}$</td><td>I</td><td>This is the power control terminal for the power supply circuit for liquid crystal drive.
HPM = “H”: Normal mode
HPM = “L”: High power mode</td><td>1</td></tr>
<tr><td>SEL3
SEL2
SEL1</td><td>I</td><td>These pins are DUTY selection.
<table>
<tr><th>SEL 3 , 2 , 1</th><th>DUTY</th><th>BIAS</th></tr>
<tr><td>0 , 0 , 0</td><td>1/65</td><td>1/9 or 1/7</td></tr>
<tr><td>0 , 0 , 1</td><td>1/49</td><td>1/8 or 1/6</td></tr>
<tr><td>0 , 1 , 0</td><td>1/33</td><td>1/6 or 1/5</td></tr>
<tr><td>0 , 1 , 1</td><td>1/55</td><td>1/8 or 1/6</td></tr>
<tr><td>1 , 0 , 0</td><td>1/53</td><td>1/8 or 1/6</td></tr>
<tr><td>1, X , X</td><td>-----</td><td>-----</td></tr>
</table></td><td>3</td></tr>
<tr><td>TEST1 ~ 10</td><td>I</td><td>These are terminals for IC testing .
They are set to open .</td><td>10</td></tr>
</table>

<table>
<tr><th>Pin Name</th><th>I/O</th><th>Function</th><th>No. of Pins</th></tr>
<tr><td>SEG0
to
SEG131</td><td>O</td><td>These are the LCD segment drive outputs. Through a combination of the contents of the display RAM and with the FR signal, a single level is selected from VDD, V2, V3, and V5.
<table>
<tr><th rowspan="2">RAM DATA</th><th rowspan="2">FR</th><th colspan="2">Output Voltage</th></tr>
<tr><th>Normal Display</th><th>Reverse Display</th></tr>
<tr><td>H</td><td>H</td><td>VDD</td><td>V2</td></tr>
<tr><td>H</td><td>L</td><td>V5</td><td>V3</td></tr>
<tr><td>L</td><td>H</td><td>V2</td><td>VDD</td></tr>
<tr><td>L</td><td>L</td><td>V3</td><td>V5</td></tr>
<tr><td>Power save</td><td>—</td><td colspan="2">VDD</td></tr>
</table></td><td>132</td></tr>
<tr><td>COM0
to
COMn</td><td>O</td><td>These are the LCD common drive outputs.
<table>
<tr><th>Part No.</th><th>COM</th><th>TOTAL</th></tr>
<tr><td>ST7565</td><td>COM0 ~ COM63</td><td>64</td></tr>
<tr><td>ST7566</td><td>COM0 ~ COM47</td><td>48</td></tr>
<tr><td>ST7567</td><td>COM0 ~ COM31</td><td>32</td></tr>
<tr><td>ST7568</td><td>COM0 ~ COM53</td><td>54</td></tr>
<tr><td>ST7569</td><td>COM0 ~ COM51</td><td>52</td></tr>
</table>
Through a combination of the contents of the scan data and with the FR signal, a single level is selected from VDD, V1, V4, and V5.
<table>
<tr><th>Scan Data</th><th>FR</th><th>Output Voltage</th></tr>
<tr><td>H</td><td>H</td><td>V5</td></tr>
<tr><td>H</td><td>L</td><td>VDD</td></tr>
<tr><td>L</td><td>H</td><td>V1</td></tr>
<tr><td>L</td><td>L</td><td>V4</td></tr>
<tr><td>Power save</td><td>—</td><td>VDD</td></tr>
</table></td><td></td></tr>
<tr><td>COMS</td><td>O</td><td>These are the COM output terminals for the indicator. Both terminals output the same signal.
Leave these open if they are not used.</td><td>2</td></tr>
</table>

DESCRIPTION OF FUNCTIONS

The MPU Interface

Selecting the Interface Type

With the ST7565 chips, data transfers are done through an 8-bit parallel data bus (D7 to D0) or through a serial data input (SI). Through selecting the P/ S terminal polarity to the "H" or "L" it is possible to select either parallel data input or serial data input as shown in Table 1.

Table 1

P/S	$\overline{CS1}$	CS2	A0	$\overline{RD}$	$\overline{WR}$	C86	D7	D6	D5~D0
H: Parallel Input	$\overline{CS1}$	CS2	A0	$\overline{RD}$	$\overline{WR}$	C86	D7	D6	D5~D0
L: Serial Input	$\overline{CS1}$	CS2	A0	—	—	—	SI	SCL	(HZ)

"—" indicates fixed to either "H" or to "L"

The Parallel Interface

When the parallel interface has been selected (P/S ="H"), then it is possible to connect directly to either an 8080-system MPU or a 6800 Series MPU (shown in Table 2) by selecting the C86 terminal to either "H" or to "L".

Table 2

C86 (P/S=H)	$\overline{CS1}$	CS2	A0	$\overline{RD}$	$\overline{WR}$	D7~D0
H: 6800 Series	$\overline{CS1}$	CS2	A0	E	R/$\overline{W}$	D7~D0
L: 8080 Series	$\overline{CS1}$	CS2	A0	$\overline{RD}$	$\overline{WR}$	D7~D0

Moreover, data bus signals are recognized by a combination of A0, $\overline{RD}$ (E), $\overline{WR}$ (R/$\overline{W}$) signals, as shown in Table 3.

Table 3

Shared	6800 Series	8080 Series		Function
A0	R/$\overline{W}$	$\overline{RD}$	$\overline{WR}$	
1	1	0	1	Reads the display data
1	0	1	0	Writes the display data
0	1	0	1	Status read
0	0	1	0	Write control data (command)

The Serial Interface

When the serial interface has been selected (P/S = “L”) then when the chip is in active state ($\overline{CS1}$ = “L” and CS2 = “H”) the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether or the serial data input is display data or command data; when A0 = “H”, the data is display data, and when A0 = “L” then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active. Figure 1 is a serial interface signal chart.



Figure 1

* When the chip is not active, the shift registers and the counter are reset to their initial states.
* Reading is not possible while in serial interface mode.
* Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

The Chip Select

The ST7565 have two chip select terminals: $\overline{CS1}$ and CS2. The MPU interface or the serial interface is enabled only when CS1 = “L” and CS2 = “H”.

When the chip select is inactive, D0 to D7 enter a high impedance state, and the A0, $\overline{RD}$, and $\overline{WR}$ inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

The Accessing the Display Data RAM and the Internal Registers

Data transfer at a higher speed is ensured since the MPU is required to satisfy the cycle time (t_{CYC}) requirement alone in accessing the ST7565. Wait time may not be considered.
And, in the ST7565, each time data is sent from the MPU, a type of pipeline process between LSIs is performed through the bus holder attached to the internal data bus. Internal data bus.
For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, then it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM, the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle.
There is a certain restriction in the read sequence of the display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is conducted.
This relationship is shown in Figure 2.

The Busy Flag

When the busy flag is “1” it indicates that the ST7565 is running internal processes, and at this time no command aside from a status read will be received. The busy flag is outputted to D7 pin with the read instruction. If the cycle time (t_{CYC}) is maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.



Figure 2

Display Data RAM

Display Data RAM

The display data RAM stores the dot data for the LCD. It has a 65 (8 page x 8 bit +1) x 132 bit structure.
as is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD display common direction, there are few constraints at the time of display data transfer when multiple ST7565 are used, thus and display structures can be created easily and with a high degree of freedom.

Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).



Figure 3

The Page Address Circuit

Page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.

Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is a special RAM for icons, and only display data D0 is used.
(see Figure 4)

The Column Addresses

The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementation of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H, it is necessary to respecify both the page address and the column address.
Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized. As is shown in Figure 4,

Table 4

SEG Output ADC	SEG0		SEG 131
(D0) "0"	0 (H)	→ Column Address →	83 (H)
(D0) "1"	83 (H)	← Column Address ←	0 (H)

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output for ST7565 , the detail is shown page.11 The display area is a 65 line area for the ST7565.
If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.


Page Address
D3 D2 D1 D0
Data
Line Address
When the common output is normal
COM Output
Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7
Page 8
48 lines
52 lines
54 lines
64 lines
32 lines
Start
Column address
ADC
LCD Out
Regardless of the display start line address,
1/65duty => 65th line,
1/49duty =>49th line.
1/33duty =>33th line,
1/55duty =>55th line,
1/53duty =>53th line.

Figure 4

The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.
Because the display normal/reverse status, display ON/OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S= “H” and CLS = “H”.

When CLS = “L” the oscillation stops, and the external clock is input through the CL terminal.

Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display.
Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive wave form using a 2 frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.

Two-frame alternating current drive waveform



Figure 5

The Common Output Status Select Circuit

In the ST7565 chips, the COM output scan direction can be selected by the common output status select command. (See Table 6.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

Table 6

Status	COM Scan Direction				
	1/65 DUTY	**1/49 DUTY**	**1/33 DUTY**	**1/55 DUTY**	**1/53 DUTY**
Normal	COM0 → COM63	COM0 → COM47	COM0 → COM31	COM0 → COM53	COM0 → COM51
Reverse	COM63 → COM0	COM47 → COM0	COM31 → COM0	COM53 → COM0	COM51 → COM0

Duty	Com dir	Common output pins							
		com[0:15]	**com[16:23]**	**com[24:26]**	**com[27:36]**	**com[37:39]**	**com[40:47]**	**com[48:63]**	**coms**
1/65	0	com[0:63]							coms
	1	com[63:0]							coms
1/49	0	com[0:23]					com[24:47]		coms
	1	com[47:24]					com[23:0]		coms
1/33	0	com[0:15]						com[16:31]	coms
	1	com[31:16]						com[15:0]	coms
1/55	0	com[0:26]				com[27:53]			coms
	1	com[53:27]				com[26:0]			coms
1/53	0	com[0:25]				com[26:51]			coms
	1	com[51:26]				com[25:0]			coms

The LCD Driver Circuits

These are a 197-channel, that generate four voltage levels for driving the LCD . The combination of the display data, the COM scan signal, and the FR signal produces the liquid crystal drive voltage output.
Figure 6 shows examples of the SEG and COM output wave form.


COM0
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
COM9
COM10
COM11
COM12
COM13
COM14
COM15
SEG 0
1
2
3
4
FR
VDD
VSS
COM0
V1
V2
V3
V4
V5
COM1
COM2
SEG 0
SEG 1
COM0 TO SEG 0
-V1
-V2
-V3
-V4
-V5
COM0 TO SEG 1

Figure 6

The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the LCD drivers. They are Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation. The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON or OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 7 shows the Power Control Set Command 3-bit data control function, and Table 8 shows reference combinations.

Table 7

bit	function	Status "1"	Status "0"
D2	Booster circuit control bit	ON	OFF
D1	Voltage regulator circuit control bit (V/R circuit)	ON	OFF
D0	Voltage follower circuit control bit (V/F circuit)	ON	OFF

The Control Details of Each Bit of the Power Control Set Command

Table 8

Use Settings	D2	D1	D0	Voltage booster	Voltage regulator	Voltage follower	External voltage input	Step-up voltage
Only the internal power supply is used	1	1	1	ON	ON	ON	V_{SS2}	Used
Only the voltage regulator circuit and the voltage follower circuit are used	0	1	1	OFF	ON	ON	V_{OUT}, V_{SS2}	Open
Only the V/F circuit is used	0	0	1	OFF	OFF	ON	V5, V_{SS2}	Open
Only the external power supply is used	0	0	0	OFF	OFF	OFF	V_1 to V_5	Open

Reference Combinations

* The "step-up system terminals" refer CAP1+, CAP1–, CAP2+, CAP2–, and CAP3–.
* While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.

The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the ST7565 chips it is possible to product a Quad step-up, a Triple step-up, and a Double step-up of the V_{DD} – V_{SS2} voltage levels.

Quad step-up: Connect capacitor C1 between CAP1+ and CAP1–, between CAP2+ and CAP2–, between CAP1+ and CAP3–, and between V_{SS2} and VOUT, to produce a voltage level in the negative direction at the VOUT terminal that is 4 times the voltage level between V_{DD} and V_{SS2}.

Triple step-up: Connect capacitor C1 between CAP1+ and CAP1–, between CAP2+ and CAP2– and between V_{SS2} and V_{OUT}, and short between CAP3– and VOUT to produce avoltage level in the negative direction at the VOUT terminal that is 3 times the voltage difference between V_{DD} and V_{SS2}.

Double step-up: Connect capacitor C1 between CAP1+ and CAP1–, and between V_{SS2} and V_{OUT}, leave CAP2+ open, and short between CAP2–, CAP3– and VOUT to produce a voltage in the negative direction at the VOUT terminal that Is twice the voltage between VDD and V_{SS2}.

The step-up voltage relationships are shown in Figure 7.



Figure 7

* The V_{SS2} voltage range must be set so that the V_{OUT} terminal voltage does not exceed the absolute maximum rated value.

The Voltage Regulator Circuit

The step-up voltage generated at V_{OUT} outputs the LCD driver voltage V_5 through the voltage regulator circuit. Because the ST7565 chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the V_5 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. Moreover, in the ST7565, Two types of thermal gradients have been prepared as V_{REG} options: (1) approximately -0.15%/°C (2) external input (supplied to the V_{RS} terminal).

(A) When the V5 Voltage Regulator Internal Resistors Are Used

Through the use of the V_5 voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V_5 can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The V_5 voltage can be calculated using equation A-1 over the range where $|V_5| < |V_{OUT}|$.

$$V_5 = \left(1 + \frac{Rb}{Ra}\right) \cdot V_{EV}$$
$$= \left(1 + \frac{Rb}{Ra}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
$$\left[\because V_{EV} = \left(1 - \alpha/162\right) \cdot V_{REG}\right] \qquad \text{(Equation A-1)}$$



Figure 8

VREG is the IC-internal fixed voltage supply, and its voltage at Ta = 25°C is as shown in Table 9.

Table 9

Part no.	Equipment Type	Thermal Gradient	VREG
ST7565-0A	(1) Internal Power Supply	–0.15 %/°C	–2.1V
ST7565-0B	(2) External Input	—	VRS

α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for α depending on the electronic volume register settings.
Rb/Ra is the V5 voltage regulator internal resistor ratio, and can be set to 8 different levels through the V5 voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V5 voltage regulator internal resistor ratio register.

Table 10

D5	D4	D3	D2	D1	D0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
			:			:
			:			:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

V_5 voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

Table 11

Register			ST7565-0A	ST7565-0B
D2	D1	D0	(1) –0.15 %/°C	(2) V_{RS} External Input
0	0	0	3.0	1.5
0	0	1	3.5	2.0
0	1	0	4.0	2.5
0	1	1	4.5	3.0
1	0	0	5.0	3.5
1	0	1	5.5	4.0
1	1	0	6.0	4.5
1	1	1	6.4	5.0

Figures 9, 10 show V_5 voltage measured by values of the internal resistance ratio resistor for V_5 voltage adjustment and electric volume resister for each temperature grade model.



Figure 9 : (1) For ST7565-0A the Thermal Gradient = -0.15%/°C

The V_5 voltage as a function of the V_5 voltage regulator internal resistor ratio register and the electronic volume register.



Figure 10 : (2) For ST7565-0B with External Input VRS

The V_5 voltage as a function of the V_5 voltage regulator internal resistor ratio register and the electronic volume register.

Setup example: When selecting Ta = 25°C and V_5 = –7V for an ST7565-0A on which Temperature gradient = –0.15%/°C. Using Figure 9 and the equation A-1, the following setup is enabled.
At this time, the variable range and the notch width of the V_5 voltage is, as shown Table 13, as dependent on the electronic volume.

Table 12

Contents	Register					
	D5	D4	D3	D2	D1	D0
For V_5 voltage regulator	—	—	—	0	1	0
Electronic Volume	1	0	0	1	0	1

Table 13

V_5	Min	Typ	Max	Units
Variable Range	–8.4 (63 levels)	–6.8 (central value)	–5.1 (0 level)	[V]
Notch width		51		[mV]

(B) When an External Resistance is Used (The V5 Voltage Regulator Internal Resistors Are Not Used) (1)

The liquid crystal power supply voltage V5 can also be set without using the V5 voltage regulator internal resistors (IRS terminal = "L") by adding resistors Ra' and Rb' between VDD and VR, and between VR and V5, respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal power supply voltage V5 through commands.
In the range where | V5 | < | VOUT |, the V5 voltage can be calculated using equation B-1 based on the external resistances Ra' and Rb'.

$$V_5 = \left(1 + \frac{Rb'}{Ra'}\right) \cdot V_{EV}$$
$$= \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
$$\left[\because V_{EV} = \left(1 - \alpha/162\right) \cdot V_{REG}\right] \qquad \text{(Equation B-1)}$$



Figure 11

Setup example: When selecting Ta = 25°C and V5 = –7 V for ST7565-0A the temperature gradient = –0.15%/°C.
When the central value of the electron volume register is (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = –2.1V so, according to equation B-1,

$$V_5 = \left(1 + \frac{Rb}{Ra}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
$$-7V = \left(1 + \frac{Rb}{Ra}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1) \quad \text{(Equation B-2)}$$

Moreover, when the value of the current running through Ra' and Rb' is set to 5 uA,

$$Ra' + Rb' = 1.4M\Omega \qquad \text{(Equation B-3)}$$

Consequently, by equations B-2 and B-3,

$$\frac{Rb}{Ra} = 3.12$$
$$Ra' = 340k\Omega$$
$$Rb' = 1060k\Omega$$

At this time, the V5 voltage variable range and notch width, based on the electron volume function, is as given in Table 14.

Table 14

V5	Min	Typ	Max	Units
Variable Range	–8.6 (63 levels)	–7.0 (central value)	–5.3 (0 level)	[V]
Notch width		52		[mV]

(C) When External Resistors are Used (The V5 Voltage Regulator Internal Resistors Are Not Used) (2)

When the external resistor described above are used, adding a variable resistor as well makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage V5. In this case, the use of the electronic volume function makes it possible to control the liquid crystal power supply voltage V5 by commands to adjust the liquid crystal display brightness.
In the range where | V5 | < | VOUT | the V5 voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments (△ R2).

$$V_5 = \left(1 + \frac{R_3 + R_2 - \Delta R_2}{R_1 + \Delta R_2}\right) \cdot V_{EV}$$
$$= \left(1 + \frac{R_3 + R_2 - \Delta R_2}{R_1 + \Delta R_2}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
$$\left[\because V_{EV} = \left(1 - \alpha/162\right) \cdot V_{REG}\right] \qquad \text{(Equation C-1)}$$



Figure 12

Setup example: When selecting Ta = 25°C and V5 = –5 to –9 V (using R2) for an ST7565-0A the temperature gradient = –0.15%/°C.
When the central value for the electronic volume register is set at (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = –2.1 V so, according to equation C-1, when △R2 = 0 Ω, in order to make V5 = –9 V,

$$-9V = \left(1 + \frac{R_3 + R_2}{R_1}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$

(Equation C-2)

When △R2 = R2, in order to make V = –5 V,

$$-5V = \left(1 + \frac{R_3}{R_1 + R_2}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$

(Equation C-3)

When the current flowing VDD and V5 is set to 5 uA,

$$R_1 + R_2 + R_3 = 1.4M\Omega \qquad \text{(Equation C-4)}$$

With this, according to equation C-2, C-3 and C-4,

$$R_1 = 264k\Omega$$
$$R_2 = 211k\Omega$$
$$R_3 = 925k\Omega$$

The V5 voltage variable range and notch width based on the electron volume function is as shown in Table 15.

Table 15

V5	Min	Typ	Max	Units
Variable Range	–8.7 (63 levels)	–7.0 (central value)	–5.3 (0 level)	[V]
Notch width		53		[mV]

* When the V_5 voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from V_{OUT} when the Booster circuit is OFF.
* The V_R terminal is enabled only when the V_5 voltage regulator internal resistors are not used (i.e. the IRS terminal = "L"). When the V_5 voltage regulator internal resistors are used (i.e. when the IRS terminal = "H"), then the V_R terminal is left open.
* Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

The LCD Voltage Generator Circuit

The V_5 voltage is produced by a resistive voltage divider within the IC, and can be produced at the V_1, V_2, V_3, and V_4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides V_1, V_2, V_3 and V_4 to the liquid crystal drive circuit.

High Power Mode

The power supply circuit equipped in the ST7565 chips has very low power consumption (normal mode: HPM = "H"). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPM terminal to "L" (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode. Moreover, if the improvement to the display is inadequate even after high power mode has been set, then it is necessary to add a liquid crystal drive power supply externally.

The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 13 is recommended for shutting down the internal power supply, first placing the power supply in power saver mode and then turning the power supply OFF.

Sequence	Details (Command, status)	Command address D7 D6 D5 D4 D3 D2 D1 D0	
Step1	Display OFF	1 0 1 0 1 1 1 0	Power saver
Step2	Display all points ON	1 0 1 0 0 1 0 1	commands
End	Internal power supply OFF		(compound)

Figure 13

The temperature grade of the Internal Power Supply for ST7565-0A (-0.15%/°C) :



Figure 14

Reference Circuit Examples

Figure 15 shows reference circuit examples.

1. When used all of the step-up circuit, voltage regulating circuit and V/F circuit

(1) When the voltage regulator internal resistor is used.
(Example where $V_{SS2} = V_{SS}$, with 4x step-up)



(2) When the voltage regulator internal resistor is not used.
(Example where $V_{SS2} = V_{SS}$, with 4x step-up)



2. When the voltage regulator circuit and V/F circuit alone are used

(1) When the V_5 voltage regulator internal resistor is not used.



(2) When the V_5 voltage regulator internal resistor is used.



3. When the V/F circuit alone is used



4. When the built-in power is not used



5. When the built-in power circuit is used to drive a liquid crystal panel heavily loaded with AC or DC, it is recommended to connect an external resistor to stabilize potentials of V_1, V_2, V_3 and V_4 which are output from the built-in voltage follower.



Reference set value R4: 100KΩ ~ 1MΩ It is recommended to set an optimum resistance value R4 taking the liquid crystal display and the drive waveform.

Figure 15

Examples of shared reference settings When V_5 can vary between –8 and 12 V

Item	Set value	Units
C_1	1.0 to 4.7	µF
C_2	0.01 to 1.0	µF

* 1. Because the VR terminal input impedance is high, use short leads and shielded lines.
* 2. C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to VOUT from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages (V_1 to V_5). Note that all C2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.

The Reset Circuit

When the $\overline{RES}$ input comes to the "L" level, these LSIs return to the default state. Their default states are as follows:

1. Display OFF
2. Normal display
3. ADC select: Normal (ADC command D0 = "L")
4. Power control register: (D2, D1, D0) = (0, 0, 0)
5. Serial interface internal register data clear
6. LCD power supply bias rate:
   1/65 DUTY = 1/9 bias
   1/49,1/55,1/53 DUTY = 1/8 bias
   1/33 DUTY = 1/6 bias
7. All-indicator lamps-on OFF (All-indicator lamps ON/OFF command D0 = "L")
8. Power saving clear
9. V_5 voltage regulator internal resistors Ra and Rb separation
10. Output conditions of SEG and COM terminals SEG : V_2/V_3, COM : V_1/V_4
11. Read modify write OFF
12. Static indicator OFF Static indicator register : (D1, D2) = (0, 0)
13. Display start line set to first line
14. Column address set to Address 0
15. Page address set to Page 0
16. Common output status normal
17. V_5 voltage regulator internal resistor ratio set mode clear
18. Electronic volume register set mode clear Electronic volume register :
(D5, D4, D3, D2, D1, D0) = (1, 0. 0, 0, 0,0)
19. Test mode clear

On the other hand, when the reset command is used, the above default settings from 11 to 19 are only executed. When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the $\overline{RES}$ terminal. After the initialization, each input terminal should be controlled normally.

Moreover, when the control signal from the MPU is in the high impedance, an overcurrent may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state.

If the internal liquid crystal power supply circuit is not used on ST7565,it is necessary that $\overline{RES}$ is "H" when the external liquid crystal power supply is turned on. This IC has the function to discharge V_5 when $\overline{RES}$ is "L," and the external power supply short-circuits to V_{DD} when $\overline{RES}$ is "L." While $\overline{RES}$ is "L," the oscillator and the display timing generator stop, and the CL, FR, FRS and $\overline{DOF}$ terminals are fixed to "H." The terminals D0 to D7 are not affected. The V_{DD} level is output from the SEG and COM output terminals. This means that an internal resistor is connected between V_{DD} and V_5.

When the internal liquid crystal power supply circuit is not used on other models of ST7565 series, it is necessary that $\overline{RES}$ is "L" when the external liquid crystal power supply is turned on.

While $\overline{RES}$ is "L," the oscillator works but the display timing generator stops, and the CL, FR, FRS and $\overline{DOF}$ terminals are fixed to "H." The terminals D0 to D7 are not affected.

COMMANDS

The ST7565 identify the data bus signals by a combination of A0, $\overline{RD}$ (E), $\overline{WR}$(R/$\overline{W}$) signals. Command interpretation and execution does not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.
In the 8080 MPU interface, commands are launched by inputting a low pulse to the $\overline{RD}$ terminal for reading, and inputting a low pulse to the $\overline{WR}$ terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when an "H" signal is input to the R/$\overline{W}$ terminal and placed in a write mode when a "L" signal is input to the R/$\overline{W}$ terminal and then the command is launched by inputting a high pulse to the E terminal. Consequently, the 6800 Series MPU interface is different than the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read RD (E) becomes "1(H)". In the explanations below the commands are explained using the 8080 Series MPU interface as the example.
When the serial interface is selected, the data is input in sequence starting with D7.
<Explanation of Commands>

Display ON/OFF

This command turns the display ON and OFF.

	E	R/$\overline{W}$								
A0	**$\overline{RD}$**	**$\overline{WR}$**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Setting**
0	1	0	1	0	1	0	1	1	1	1 0	Display ON Display OFF

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

	E	R/$\overline{W}$								
A0	**$\overline{RD}$**	**$\overline{WR}$**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Line address**
0	1	0	0	1	0 0 0	0 0 0	0 0 0 ↓	0 0 0	0 0 1	0 1 0	0 1 2 ↓
					1 1	1 1	1 1	1 1	1 1	0 1	62 63

Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display.

	E	R/$\overline{W}$								
A0	**$\overline{RD}$**	**$\overline{WR}$**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Page address**
0	1	0	1	0	1	1	0 0 0 ↓	0 0 0	0 0 1	0 1 0	0 1 2 ↓
							0 1	1 0	1 0	1 0	7 8

Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments (+1), making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in “The Column Address Circuit,” for details.

	A0	E $\overline{RD}$	R/$\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	A7	A6	A5	A4	A3	A2	A1	A0	Column address
High bits →	0	1	0	0	0	0	1	A7	A6	A5	A4	0	0	0	0	0	0	0	0	0
Low bits →							0	A3	A2	A1	A0	0	0	0	0	0	0	0	1	1
												0	0	0	0	0	0	1	0	2
																↓				↓
												1	0	0	0	0	0	1	0	130
												1	0	0	0	0	0	1	1	131

Status Read

A0	E $\overline{RD}$	R/$\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY	BUSY = 1: it indicates that either processing is occurring internally or a reset condition is in process. BUSY = 0: A new command can be accepted . if the cycle time can be satisfied, there is no need to check for BUSY conditions.
ADC	This shows the relationship between the column address and the segment driver. 0: Reverse (column address 131-n ↔ SEG n) 1: Normal (column address n ↔ SEG n) (The ADC command switches the polarity.)
ON/OFF	ON/OFF: indicates the display ON/OFF state. 0: Display ON 1: Display OFF (This display ON/OFF command switches the polarity.)
RESET	This indicates that the chip is in the process of initialization either because of a $\overline{RES}$ signal or because of a reset command. 0: Operating state 1: Reset in progress

Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by “1” after the write, the MPU can write the display data.

A0	E $\overline{RD}$	R/$\overline{W}$ $\overline{WR}$	D7 D6 D5 D4 D3 D2 D1 D0
1	1	0	Write data

Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by "1" after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.

	E	R/$\overline{W}$							
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	Read data							

ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit (page 1–20) for the detail. Increment of the column address (by "1") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

	E	R/$\overline{W}$								
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	0	0	0	Normal
										1	Reverse

Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

	E	R/$\overline{W}$								
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM Data "H" LCD ON voltage (normal)
										1	RAM Data "L" LCD ON voltage (reverse)

Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

	E	R/$\overline{W}$								
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0	Normal display mode
										1	Display all points ON

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the Power Save section.

LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display.

A0	E (RD)	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0	Select Status 1/65duty	1/49duty	1/33duty	1/55duty	1/53duty
0	1	0	1	0	1	0	0	0	1	0	1/9 bias	1/8 bias	1/6 bias	1/8 bias	1/8 bias
										1	1/7 bias	1/6 bias	1/5 bias	1/6 bias	1/6 bias

Read/Modify/Write

This command is used paired with the “END” command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments (+1) the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

A0	E (RD)	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

* Even in read/modify/write mode, other commands aside from display data read/write commands can also be used. However, the column address set command cannot be used.



Figure 24 Command Sequence For read modify write



Figure 25

End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.

	E	R/$\overline{W}$								
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

Reset

This command initializes the display start line, the column address, the page address, the common output mode, the V_5 voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in “Reset” for details.
The reset operation is performed after the reset command is entered.

	E	R/$\overline{W}$								
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The initialization when the power supply is applied must be done through applying a reset signal to the RES terminal. The reset command must not be used instead.

Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in “Common Output Mode Select Circuit.”

	E	R/$\overline{W}$									Selected Mode					
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0		1/65duty	1/49duty	1/33duty	1/55duty	1/53duty
0	1	0	1	1	0	0	0	*	*	*	Normal	COM0→COM63	COM0→COM47	COM0→COM31	COM0→COM53	COM0→COM51
							1				Reverse	COM63→COM0	COM47→COM0	COM31→COM0	COM53→COM0	COM51→COM0

* Disabled bit

Power Controller Set

This command sets the power supply circuit functions. See the function explanation in “The Power Supply Circuit,” for details

A0	E (RD)	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0	Selected Mode
0	1	0	0	0	1	0	1	0			Booster circuit: OFF
								1			Booster circuit: ON
									0		Voltage regulator circuit: OFF
									1		Voltage regulator circuit: ON
										0	Voltage follower circuit: OFF
										1	Voltage follower circuit: ON

V5 Voltage Regulator Internal Resistor Ratio Set

This command sets the V_5 voltage regulator internal resistor ratio. For details, see the function explanation is “The Voltage Regulator circuit " and table 11 .

A0	E (RD)	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0	Rb/Ra Ratio
0	1	0	0	0	1	0	0	0	0	0	Small
								0	0	1	
								0	1	0	
									↓		↓
								1	1	1	
								1	1	1	Large

The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the LCD drive voltage V5 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

A0	E (RD)	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage V_5 assumes one of the 64 voltage levels.
When this command is input, the electronic volume mode is released after the electronic volume register has been set.

A0	E $\overline{RD}$	R/$\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	$\lvert V_5 \rvert$
0	1	0	*	*	0	0	0	0	0	1	Small
			*	*	0	0	0	0	1	0	
			*	*	0	0	0	0	1	1	
							↓				↓
			*	*	1	1	1	1	1	0	
			*	*	1	1	1	1	1	1	Large

* Inactive bit
When the electronic volume function is not used, set this to (1, 0, 0, 0, 0, 0)

The Electronic Volume Register Set Sequence



Figure 26

Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.
This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.
The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one must execute one after the other. (The static indicator OFF command is a single byte command.)

Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

A0	E $\overline{RD}$	R/$\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Static Indicator
0	1	0	1	0	1	0	1	1	0	0	OFF
										1	ON

Static Indicator Register Set

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

A0	E $\overline{RD}$	R/$\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Indicator Display State
0	1	0	*	*	*	*	*	*	0	0	OFF
									0	1	ON (blinking at approximately one second intervals)
									1	0	ON (blinking at approximately 0.5 second intervals)
									1	1	ON (constantly on)

* Disabled bit

Static Indicator Register Set Sequence



Figure 27

Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.
The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered.
In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM.
Refer to figure 28 for power save off sequence.



Figure 28

Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:
1. The oscillator circuit and the LCD power supply circuit are halted.
2. All liquid crystal drive circuits are halted, and the segment in common drive outputs output a V_{DD} level.

Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.
1 The LCD power supply circuits are halted. The oscillator circuit continues to operate.
2 The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a V_{DD} level. The static drive system does not operate.
When a reset command is performed while in standby mode, the system enters sleep mode.
* When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The ST7565 series chips have a liquid crystal display blanking control terminal $\overline{DOF}$. This terminal enters an “L” state when the power saver mode is launched. Using the output of $\overline{DOF}$, it is possible to stop the function of an external power supply circuit.
* When the master is turned on, the oscillator circuit is operable immediately after the powering on.

NOP

Non-OPeration Command

	E	R/$\overline{W}$							
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

Test

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a “L” signal to the $\overline{RES}$ input by the reset command or by using an NOP.

	E	R/$\overline{W}$							
A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	*	*	*	*

* Inactive bit

Note: The ST7565 maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the ST7565 . Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.

Table 16: Table of ST7565 Commands

Command	Command Code										Function
	A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Display start address						Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	Page address				Sets the display RAM page address
(4) Column address set upper bit Column address set lower bit	0 0	1 1	0 0	0 0	0 0	0 0	1 0	Most significant column address Least significant column address				Sets the most significant 4 bits of the display RAM column address. Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1	Status				0	0	0	0	Reads the status data
(6) Display data write	1	1	0	Write data								Writes to the display RAM
(7) Display data read	1	0	1	Read data								Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565)
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	Operating mode			Select internal power supply operating mode
(17) V_5 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio			Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume register set	0	1	0	1 *	0 *	0 Electronic volume value	0	0	0	0	1	Set the V_5 output voltage electronic volume register
(19) Static indicator ON/OFF Static indicator register set	0	1	0	1 *	0 *	1 *	0 *	1 *	1 *	0 Mode	0 1	0: OFF, 1: ON Set the flashing mode
(20) Power saver												Display OFF and display all points ON compound command
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

(Note) *: disabled data

COMMAND DESCRIPTION

Instruction Setup: Reference

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V_2 and V_3 (SEG pin) and V_1 and V_4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V_1 ~ V_5) and the V_{DD} pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.

1. When the built-in power is being used immediately after turning on the power:



* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

*1: Description of functions; Resetting circuit
*2: Command description; LCD bias setting
*3: Command description; ADC selection
*4: Command description; Common output state selection
*5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V5 voltage
*6: Description of functions; Power circuit & Command description; Electronic volume control
*7: Description of functions; Power circuit & Command description; Power control setting

2. When the built-in power is not being used immediately after turning on the power:



* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.
*1: Description of functions; Resetting circuit
*2: Command description; LCD bias setting
*3: Command description; ADC selection
*4: Command description; Common output state selection
*5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V_5 voltage
*6: Description of functions; Power circuit & Command description; Electronic volume control
*7: Description of functions; Power circuit & Command description; Power control setting
*8: The power saver ON state can either be in sleep state or stand-by state.
Command description; Power saver START (multiple commands)

(2) Data Display



Notes: Reference items

*9: Command Description; Display start line set
*10: Command Description; Page address set
*11: Command Description; Column address set
*12: Command Description; Display data write
*13: Command Description; Display ON/OFF
Avoid displaying all the data at the data display start (when the display is ON) in white.

(3) Power OFF *14



Notes: Reference items

*14: The logic circuit of this IC's power supply VDD - VSS controls the driver of the LCD power supply VDD - V5. So, if the power supply VDD - VSS is cut off when the LCD power supply VDD - V5 has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
• After turning off the internal power supply, make sure that the potential V5 ~ V1 has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (VDD - VSS). 6. Description of Function, 6.7 Power Circuit
*15: After inputting the power save command, be sure to reset the function using the $\overline{RES}$ terminal until the power supply VDD - VSS is turned off. 7. Command Description (20) Power Save
*16: After inputting the power save command, do not reset the function using the $\overline{RES}$ terminal until the power supply VDD - VSS is turned off. 7. Command Description (20) Power Save

Refresh

It is recommended to turn on the refresh sequence regularly at a specified interval.



Precautions on Turning off the power

<Turning the power (V_{DD} - V_{SS}) off>
1) Power Save (The LCD powers (V_{DD} - V_5) are off.) → Reset input → Power (V_{DD} - V_{SS}) OFF

- Observe $t_L > t_H$.
- When $t_L < t_H$, an irregular display may occur.

Set t_L on the MPU according to the software. t_H is determined according to the external capacity C2 (smoothing capacity of V_5 ~ V_1) and the driver's discharging capacity.



<Turning the power (V_{DD} - V_{SS}) off : When command control is not possible.>
2) Reset (The LCD powers (V_{DD} - V_{SS}) are off.) → Power (V_{DD} - V_{SS}) OFF

• Observe $t_L > t_H$.

• When $t_L < t_H$, an irregular display may occur.

For t_L, make the power (V_{DD} - V_{SS}) falling characteristics longer or consider any other method. t_H is determined according to the external capacity C2 (smoothing capacity of V_5 to V_1) and the driver's discharging capacity.



<Reference Data>

V_5 voltage falling (discharge) time (t_H) after the process of operation → power save → reset.

V_5 voltage falling (discharge) time (t_H) after the process of operation → reset.



Figure 29

ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, V_{SS} = 0V

Table 17

Parameter		Symbol	Conditions	Unit
Power Supply Voltage		VSS	–5.5 ~ -2.0	V
Power supply voltage (V_{DD} standard)		VSS2	–5.5 ~ -2.0	V
Power supply voltage (V_{DD} standard)		V_5, V_{OUT}	–13.0 ~ -4.0V	V
Power supply voltage (V_{DD} standard)		V_1, V_2, V_3, V_4	V_5 to +0.3	V
Input voltage		V_{IN}	–0.3 to V_{DD} + 0.3	V
Output voltage		V_O	–0.3 to V_{DD} + 0.3	V
Operating temperature		T_{OPR}	–40 to +85	°C
Storage temperature	TCP Bare chip	T_{STR}	–55 to +100 –55 to +125	°C



Figure 30

Notes and Cautions

1. The V_{SS2}, V_1 to V_5 and V_{OUT} are relative to the V_{DD} = 0V reference.
2. Insure that the voltage levels of V_1, V_2, V_3, and V_4 are always such that $V_{DD} \geqq V_1 \geqq V_2 \geqq V_3 \geqq V_4 \geqq V_5$.
3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

DC CHARACTERISTICS

Unless otherwise specified, V_{SS} = 0 V, V_{DD} = 3.0 V ± 10%, Ta = –40 to 85°C

Table 18

Item		Symbol	Condition		Rating Min.	Rating Typ.	Rating Max.	Units	Applicable Pin
Operating Voltage (1)		V_{SS}			-5.5	—	-2.0	V	V_{SS}*1
Operating Voltage (2)		V_{SS2}	(Relative to V_{DD})		–5.5	—	–2.0	V	V_{SS2}
Operating Voltage (3)		V_{SS2}	(Relative to V_{DD})		–13.0	—	–4.0	V	V_5 *2
					0.4 x V_5	—	V_{DD}		V_1, V_2
					V_5	—	0.6 x V_5		V_3, V_4
High-level Input Voltage		V_{IHC}			0.8 x V_{DD}	—	V_{DD}	V	*3
Low-level Input Voltage		V_{ILC}			V_{SS}	—	0.2 x V_{DD}	V	*3
High-level Output Voltage		V_{OHC}	I_{OH} = –0.5 mA		0.8 x V_{DD}	—	V_{DD}	V	*4
Low-level Output Voltage		V_{OLC}	I_{OL} = 0.5 mA		V_{SS}	—	0.2 x V_{DD}	V	*4
Input leakage current		I_{LI}	V_{IN} = V_{DD} or V_{SS}		–1.0	—	1.0	μA	*5
Output leakage current		I_{LO}	V_{IN} = V_{DD} or V_{SS}		–3.0	—	3.0	μA	*6
Liquid Crystal Driver ON Resistance		R_{ON}	Ta = 25°C (Relative To V_{DD})	V_5 = –13.0 V	—	2.0	3.5	KΩ	SEGn COMn *7
				V_5 = –8.0 V	—	3.2	5.4		
Static Consumption Current		I_{SSQ}	V_5 = –13.0 V(Relative To V_{DD})		—	0.01	2	μA	V_{SS}, V_{SS2}
Output Leakage Current		I_{5Q}			—	0.01	10	μA	V5
Input Terminal Capacitance		C_{IN}	Ta = 25°C , f = 1 MHz		—	5.0	8.0	pF	
Oscillator Frequency	Internal Oscillator	f_{OSC}	1/65 duty , Ta = 25°C		17	20	24	kHz	*8
	External Input	f_{CL}			17	20	24	kHz	CL

Table 19

Item		Symbol	Condition	Rating			Units	Applicable Pin
				Min.	Typ.	Max.		
Internal Power	Input voltage	V_{SS2}	(Relative To V_{DD})	–5.5	—	–2.0	V	V_{SS2}
	Supply Step-up output voltage Circuit	V_{OUT}	(Relative To V_{DD})	–13.0	—	—	V	V_{OUT}
	Voltage regulator Circuit Operating Voltage	V_{OUT}	(Relative To V_{DD})	–13.0	—	–6.0	V	V_{OUT}
	Voltage Follower Circuit Operating Voltage	V_5	(Relative To V_{DD})	–13.0	—	–4.0	V	V_5 * 9
	Base Voltage	V_{RS}	Ta = 25°C , (Relative To V_{DD}) –0.05%/°C	–2.04	–2.10	–2.16	V	*10

• Dynamic Consumption Current : During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used .

Table 20

Test pattern	Symbol	Condition	Rating			Units	Notes
			Min.	Typ.	Max.		
Display Pattern OFF	I_{DD}	VDD = 3.0 V, V5 – VDD = –11.0 V	—	4	12	μA	*11
Display Pattern Checker	I_{DD}	VDD = 3.0 V, V5 – VDD = –11.0 V	—	7	21	μA	*11

• Dynamic Consumption Current : During Display, with the Internal Power Supply ON

Table 21

Test pattern	Symbol	Condition		Rating			Units	Notes
				Min.	Typ.	Max.		
Display Pattern OFF	I_{DD}	VDD = 3.0 V, Quad step-up voltage. V5 – VDD = –11.0 V	Normal Mode	—	70	110	μA	*12
			High-Power Mode	—	90	150		
Display Pattern Checker	I_{DD}	VDD = 3.0 V, Quad step-up voltage. V5 – VDD = –11.0 V	Normal Mode	—	95	130	μA	*12
			High-Power Mode	—	130	180		

• Consumption Current at Time of Power Saver Mode : VSS = -3.0 V ± 10%

Table 22

Item	Symbol	Condition	Rating			Units	Notes
			Min.	Typ.	Max.		
Sleep mode	I_{DD}	Ta = 25°C	—	0.01	2	μA	
Standby Mode	I_{DD}	Ta = 25°C	—	4	8		

• The Relationship Between Oscillator Frequency f_{OSC}, Display Clock Frequency f_{CL} and the Liquid Crystal Frame Rate Frequency f_{FR}

Table 23

Item		f_{CL}	f_{FR}
1/65 DUTY	Used internal oscillator circuit	f_{OSC} / 4	f_{OSC} / (4*65)
	Used **external** display clock	External input (f_{CL})	f_{CL} / 260
1/49 DUTY	Used internal oscillator circuit	f_{OSC} / 4	f_{OSC} / (4*49)
	Used **external** display clock	External input (f_{CL})	f_{CL} / 196
1/33 DUTY	Used internal oscillator circuit	f_{OSC} / 8	f_{OSC} / (8*33)
	Used **external** display clock	External input (f_{CL})	f_{CL} / 264
1/55 DUTY	Used internal oscillator circuit	f_{OSC} / 4	f_{OSC} / (4*55)
	Used **external** display clock	External input (f_{CL})	f_{CL} / 220
1/53 DUTY	Used internal oscillator circuit	f_{OSC} / 4	f_{OSC} / (4*53)
	Used **external** display clock	External input (f_{CL})	f_{CL} / 212

(f_{FR} is the liquid crystal alternating current period, and not the FR signal period.)

References for items market with *

*1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.

*2 The operating voltage range for the V_{DD} system and the V_5 system is. This applies when the external power supply is being used.

*3 The A0, D0 to D5, D6 (SCL), D7 (SI), RD (E), $\overline{WR}$ (R/$\overline{W}$), CS1, CS2, CLS, CL, FR, M/S, C86, P/S, $\overline{DOF}$, $\overline{RES}$, IRS, and $\overline{HPM}$ terminals.

*4 The D0 to D7, FR, FRS, $\overline{DOF}$, and CL terminals.

*5 The A0, $\overline{RD}$ (E), $\overline{WR}$ (R/$\overline{W}$), $\overline{CS1}$, CS2, CLS, M/S, C86, P/S, $\overline{RES}$, IRS, and $\overline{HPM}$ terminals.

*6 Applies when the D0 to D5, D6 (SCL), D7 (SI), CL, FR, and $\overline{DOF}$ terminals are in a high impedance state.

*7 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V_1, V_2, V_3, and V_4). These are specified for the operating voltage (3) range. R_{ON} = 0.1 V / $\triangle$I (Where $\triangle$I is the current that flows when 0.1 V is applied while the power supply is ON.)

*8 See Table 23 for the relationship between the oscillator frequency and the frame rate frequency.

*9 The V_5 voltage regulator circuit regulates within the operating voltage range of the voltage follower.

*10 This is the internal voltage reference supply for the V_5 voltage regulator circuit. In the ST7565-0A , the temperature range approximately –0.15%/°C.

*11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on. The ST7565 is 1/9 biased. Does not include the current due to the LCD panel capacity and wiring capacity. Applicable only when there is no access from the MPU.

*12 It is the value on a ST7565-0A having the V_{REG} temperature gradient is –0.15%/°C when the V_5 voltage regulator internal resistor is used.

TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)



Figure 37

Table 24

(V_{DD} = 4.5 V to 5.5 V, Ta =25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time		t_{AW8}		0	—	
System cycle time		t_{CYC8}		240	—	
Enable L pulse width (WRITE)	WR	t_{CCLW}		80	—	
Enable H pulse width (WRITE)		t_{CCHW}		80	—	
Enable L pulse width (READ)	RD	t_{CCLR}		140	—	
Enable H pulse width (READ)		t_{CCHR}		80		
WRITE Data setup time	D0 to D7	t_{DS8}		40	—	
WRITE Address hold time		t_{DH8}		0	—	
READ access time		t_{ACC8}	C_L = 100 pF	—	70	
READ Output disable time		t_{OH8}	C_L = 100 pF	5	50	

Table 25

(V_{DD} = 2.7 V to 4.5 V, Ta = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time		t_{AW8}		0	—	
System cycle time		t_{CYC8}		400	—	
Enable L pulse width (WRITE)	WR	t_{CCLW}		220	—	
Enable H pulse width (WRITE)		t_{CCHW}		180	—	
Enable L pulse width (READ)	RD	t_{CCLR}		220	—	
Enable H pulse width (READ)		t_{CCHR}		180	—	
WRITE Data setup time	D0 to D7	t_{DS8}		40	—	
WRITE Address hold time		t_{DH8}		0	—	
READ access time		t_{ACC8}	C_L = 100 pF	—	140	
READ Output disable time		t_{OH8}	C_L = 100 pF	10	100	

Table 26

(V_{DD} = 2.0 V to 2.7 V, Ta = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time		t_{AW8}		0	—	
System cycle time		t_{CYC8}		640	—	
Enable L pulse width (WRITE)	WR	t_{CCLW}		360	—	
Enable H pulse width (WRITE)		t_{CCHW}		280	—	
Enable L pulse width (READ)	RD	t_{CCLR}		360	—	
Enable H pulse width (READ)		t_{CCHR}		280		
WRITE Data setup time	D0 to D7	t_{DS8}		80	—	
WRITE Address hold time		t_{DH8}		30	—	
READ access time		t_{ACC8}	C_L = 100 pF	—	240	
READ Output disable time		t_{OH8}	C_L = 100 pF	10	200	

*1 The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, ($t_r + t_f$) $\leqq$ ($t_{CYC8} - t_{CCLW} - t_{CCHW}$) for ($t_r + t_f$) $\leqq$ ($t_{CYC8} - t_{CCLR} - t_{CCHR}$) are specified.
*2 All timing is specified using 20% and 80% of V_{DD} as the reference.
*3 t_{CCLW} and t_{CCLR} are specified as the overlap between $\overline{CS1}$ being “L” (CS2 = “H”) and $\overline{WR}$ and $\overline{RD}$ being at the “L” level.

System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)



Figure 38

Table 27

(V_{DD} = 4.5 V to 5.5 V, Ta = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH6}		0	—	ns
Address setup time		t_{AW6}		0	—	
System cycle time		t_{CYC6}		240	—	
Enable L pulse width (WRITE)	WR	t_{EWLW}		80	—	
Enable H pulse width (WRITE)		t_{EWHW}		80	—	
Enable L pulse width (READ)	RD	t_{EWLR}		80	—	
Enable H pulse width (READ)		t_{EWHR}		140		
WRITE Data setup time	D0 to D7	t_{DS6}		40	—	
WRITE Address hold time		t_{DH6}		0	—	
READ access time		t_{ACC6}	C_L = 100 pF	—	70	
READ Output disable time		t_{OH6}	C_L = 100 pF	5	50	

Table 28

(V_{DD} = 2.7 V to 4.5 V, Ta =25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH6}		0	—	ns
Address setup time		t_{AW6}		0	—	
System cycle time		t_{CYC6}		400	—	
Enable L pulse width (WRITE)	WR	t_{EWLW}		220	—	
Enable H pulse width (WRITE)		t_{EWHW}		180	—	
Enable L pulse width (READ)	RD	t_{EWLR}		220	—	
Enable H pulse width (READ)		t_{EWHR}		180	—	
WRITE Data setup time	D0 to D7	t_{DS6}		40	—	
WRITE Address hold time		t_{DH6}		0	—	
READ access time		t_{ACC6}	C_L = 100 pF	—	140	
READ Output disable time		t_{OH6}	C_L = 100 pF	10	100	

Table 29

(V_{DD} =2.0 V to 2.7 V, Ta =25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0	t_{AH6}		0	—	ns
Address setup time		t_{AW6}		0	—	
System cycle time		t_{CYC6}		640	—	
Enable L pulse width (WRITE)	WR	t_{EWLW}		360	—	
Enable H pulse width (WRITE)		t_{EWHW}		280	—	
Enable L pulse width (READ)	RD	t_{EWLR}		360	—	
Enable H pulse width (READ)		t_{EWHR}		280	—	
WRITE Data setup time	D0 to D7	t_{DS6}		80	—	
WRITE Address hold time		t_{DH6}		30	—	
READ access time		t_{ACC6}	C_L = 100 pF	—	240	
READ Output disable time		t_{OH6}	C_L = 100 pF	10	200	

*1 The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, ($t_r + t_f$) $\leqq$ ($t_{CYC6} - t_{EWLW} - t_{EWHW}$) for ($t_r + t_f$) $\leqq$ ($t_{CYC6} - t_{EWLR} - t_{EWHR}$) are specified.
*2 All timing is specified using 20% and 80% of V_{DD} as the reference.
*3 t_{EWLW} and t_{EWLR} are specified as the overlap between $\overline{CS1}$ being “L” (CS2 = “H”) and E.

The Serial Interface



Figure 39

Table 30

(V_{DD} = 4.5 V to 5.5 V, Ta =25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period	SCL	t_{SCYC}		400	—	ns
SCL “H” pulse width		t_{SHW}		120	—	
SCL “L” pulse width		t_{SLW}		120	—	
Address setup time	A0	t_{SAS}		50	—	
Address hold time		t_{SAH}		50	—	
Data setup time	SI	t_{SDS}		50	—	
Data hold time		t_{SDH}		50	—	
CS-SCL time	CS	t_{CSS}		50	—	
CS-SCL time		t_{CSH}		150	—	

Table 31

(V_{DD} = 2.7 V to 4.5 V, Ta =25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period	SCL	t_{SCYC}		450	—	ns
SCL “H” pulse width		t_{SHW}		200	—	
SCL “L” pulse width		t_{SLW}		150	—	
Address setup time	A0	t_{SAS}		100	—	
Address hold time		t_{SAH}		100	—	
Data setup time	SI	t_{SDS}		100	—	
Data hold time		t_{SDH}		100	—	
CS-SCL time	CS	t_{CSS}		100	—	
CS-SCL time		t_{CSH}		320	—	

Table 32

(V_{DD} = 2.0 V to 2.7 V, Ta = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period	SCL	t_{SCYC}		550	—	ns
SCL “H” pulse width		t_{SHW}		300	—	
SCL “L” pulse width		t_{SLW}		250	—	
Address setup time	A0	t_{SAS}		150	—	
Address hold time		t_{SAH}		150	—	
Data setup time	SI	t_{SDS}		150	—	
Data hold time		t_{SDH}		150	—	
CS-SCL time	CS	t_{CSS}		150	—	
CS-SCL time		t_{CSH}		520	—	

*1 The input signal rise and fall time (t_r, t_f) are specified at 15 ns or less.
*2 All timing is specified using 20% and 80% of V_{DD} as the standard.

Reset Timing



Figure 41

Table 36

(V_{DD} = 4.5 V to 5.5 V, Ta = –40 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t_R		—	—	0.5	μs
Reset “L” pulse width	RES	t_{RW}		0.5	—	—	μs

Table 37

(V_{DD} = 2.7 V to 4.5 V, Ta = –40 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t_R		—	—	1	μs
Reset “L” pulse width	RES	t_{RW}		1	—	—	μs

Table 38

(V_{DD} = 2.0 V to 2.7 V, Ta = –40 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t_R		—	—	1.5	μs
Reset “L” pulse width	RES	t_{RW}		1.5	—	—	μs

*1 All timing is specified with 20% and 80% of V_{DD} as the standard.

THE MPU INTERFACE (REFERENCE EXAMPLES)

The ST7565 Series can be connected to either 80X86 Series MPUs or to 68000 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7565 series chips with fewer signal lines.
The display area can be enlarged by using multiple ST7565 Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.

(1) 8080 Series MPUs



Figure 42-1

(2) 6800 Series MPUs



Figure 42-2

(3) Using the Serial Interface



Figure 42-3

Revisions

Version 0.4	- Page 16	Modify **Figure 4**.
	- Page 55	Add **Revisions** page.
Version 0.5	- Page 1	Modify **FEATURES**.
	- Page 2	Modify **PIN DIMENSIONS**.
	- Page 3~6	Modify **Pad Center Coordinates**.
	- Page 7,10	Modify **PIN DESCRIPTIONS**.
	- Page 18	Modify **Table 6**.
	- Page 22~27	Modify **The Voltage Regulator Circuit**.
Version 0.6	- Page 2	Modify **PIN DIMENSIONS**.
Version 0.7	- Page 4,5	Modify **PAD CENTER COORDINATES**
Version 0.8	- Page 7	Add new page for **BLOCK DIAGRAM**
	- Page 12	Modify **PIN OPTION TERMUNALS**
	- Page 13	Modify **Table 2**
	- Page 31	Modify "**the built-in power is not used**" and "**when the V/F circuit alone is used**"
	- Page 51	Modify **Table 25**
Version 0.9	- Cancel **master/slave mode** .	
	Modify **DC characteristics**	